Industry-leading Program

Custom Layout Course

Specialize in the craft of Custom Layout in our postgraduate course, where you'll learn to meticulously design and optimize the physical layout of integrated circuits, ensuring precision and efficiency in VLSI systems.

5 month course
In-person Training
For Students of all experience levels
Industry Tools
Project based learning
Job guaranteed
Apply now Download brochure
100%
Job Guaranteed
500+
Students Trained
Multiple
Industry Partners
Design Verification Course

Launch your Career in Custom Layout

This program provides a structured path from layout fundamentals to advanced techniques in standard cell design and physical verification (DRC/LVS), culminating in hands-on projects to secure your guaranteed job in the industry.

Focused Training

Laser-focused curriculum on Design Verification, Physical Design, and AMS Design

Industry Tools

Hands-on experience with industry-standard tools and methodologies

Expert Mentorship

Learn from industry experts with years of practical experience

Why Choose Our Course?

  • Focused Training Laser-focused curriculum on Design Verification, Physical Design, and AMS Design
  • 100% Job Guarantee Upon course completion, you will be absorbed into the Vivartan semiconductor ecosystem
  • Hands-On Projects Real-world projects to build your portfolio
  • Industry Tools Hands-on experience with industry-standard tools and methodologies
  • Industry Internships Coveted internship opportunities
  • Individual Attention In-person training for personalized mentorship from industry experts with years of practical experience.
5
Month program
6+
Core Modules

Your Learning Journey

Follow a structured path from VLSI fundamentals to industry-ready expertise, with guaranteed job placement at the end.

Milestone 1: VLSI & CMOS Foundations

Modules Covered:

  • Intro to VLSI, RC Circuits & CMOS
  • Fundamentals & Assignments (R, C, RC, RCVI - Network Problems)
  • CMOS Fabrication (MOS Theory, Cross Section, Process Steps, Litho, Etching, Deposition, FINFETs)
  • Linux - Shell - Intro
  • Intro to Cadence Tools & Physical Verification (DRC, LVS, Layout Extraction, MOSFET Layout, Virtuoso, Fingers & Multipliers)

Outcome:
Build a strong foundation in VLSI concepts, CMOS fabrication, and hands-on tool usage for layout and verification.

Milestone 2: Standard Cell Libraries & Digital Layouts

Modules Covered:

  • Basics of Standard Cell Libraries & Digital Layouts
  • Inverter VTC, Logical Effort, Logic Gate Layout
  • Stick Diagrams, Standard Cell Layout Templates & Boundaries
  • Library Building Activities

Outcome:
Understand digital layout methodologies and develop standard cell libraries for ASIC design.

Milestone 3: Skill Programming & Custom Digital Blocks

Modules Covered:

  • Basic Skill Programming
  • Custom Digital Layout Block Assignment

Outcome:
Apply programming skills to implement custom digital layout blocks and assignments.

Milestone 4: Analog & Mixed Signal Layouts

Modules Covered:

  • Fundamentals of Analog & Mixed Signal Layouts
  • Passive Elements (Resistors, Capacitors, Inductors)
  • Extracted Netlist Analysis
  • Parasitics & Physical Verification (DRC, Antenna, Density, LVS Debugging)
  • Device Matching (MOSFET, Capacitor, Resistor)
  • Floorplanning, Placement, Power Planning

Outcome:
Master analog layout techniques, physical verification, and device matching for robust circuit design.

Milestone 5: Sub-Micron Process & Advanced Layout Challenges

Modules Covered:

  • Sub Micron Process Layout Challenges
  • Electromigration, LDE (LOD, WPE), ESD, Latchup, Guardrings, Shielding
  • FINFET - DPT, TPT

Outcome:
Address advanced layout challenges in sub-micron processes and ensure reliability in modern VLSI designs.

Milestone 6: Analog Circuits, Differential Layouts & Practice Blocks

Modules Covered:

  • Analog Circuits & Layouts
  • Generic Analog Blocks (Differential Pair, Current Mirrors, I-Ref, V-Ref, Regulator)
  • Differential Layout & Symmetry (Parasitic & Environment Matching)
  • Power Distribution Challenges
  • Best Layout Practices
  • Practice Blocks (Comparator, Op-Amp, Band-Gap Reference)

Outcome:
Gain expertise in analog circuit layouts, differential techniques, and complete hands-on practice blocks for industry readiness.

Comprehensive Curriculum

6 meticulously structured modules guiding you through standard cell design, layout techniques, and hands-on implementation — building the foundation for advanced ASIC design.

  • Intro to VLSI, RC Circuits & CMOS
  • Fundamentals & Assignments
    • R, C, RC, RCVI - Network Problems
  • CMOS Fabrication
    • MOS Theory
    • Cross Section
    • Process Steps
    • Basic Process Details - Litho, Etching, Deposition, etc.
    • Introduction to FINFETs
  • Linux - Shell -Intro
  • Intro to Cadence Tools and Phy Verification - DRC, LVS and Layout Extraction, MOSFET Layout
    • Virtuoso - Layout Editor, Schematic Editor, Assura/PVS - for PhyV
    • Fingers and Multipliers

  • Basics of Standard Cell Lib and Digital Layouts
    • Inverter VTC, Basic Concept of Logical Effort, Logic Gate Layout
    • Simplified layout representation - Stick Diagrams
    • Standard Cell Layout - Template and Boundary Conditions
    • Library building - Activity

  • Basic Skill Programming
  • Custom Digital Layout Block Assignment

  • Fundamental of Analog & Mixed Signal Layouts
  • Passive Elements
    • Resistors - Poly Res, Nwell Res
    • Capacitors - MOS Cap, MIM Cap
    • Inductors
    • How to read an extracted netlist and co-relating it to ckt and layout.
  • Parasitics and Physical Verification in detail:
    • Cap and Resistor formation in Routing and its effects
    • Effects on Circuit Performance due to Paracitics
    • DRC, Antenna, Density
    • LVS - Debugging techniques for block level
  • Device Matching
    • MOSFET
    • Capacitor
    • Resistor
  • Floorplanning, Placement, Base Layer DRC or Placement DRC, Power planning for block layouts.

  • Sub Micron Process Layout Challengs
    • Electromigration
    • LDE - Layout Dependent Effects (LOD, WPE)
    • ESD
    • Latchup - Noise Isolation - Guardrings
    • Shielding
    • FINFET - DPT, TPT

  • Analog Circuits & Layouts
  • Basic Working of the generic blocks in Analog
    • Differential Pair, Current Mirrors & Multipliers, I-Ref, V-Ref, Regulator
  • Differential Layout and Symmetry
    • Parasitic Matching
    • Environment Matching
  • Power Distribution and its challenges
  • Best Layout Practices for fast Layout
  • Layout Blocks for Practice: (Different Constraints in Each Module)
    • Comparator
    • Op-Amp (1-Stage, 2-Stage & 3-Stage)
    • Band-Gap Reference

Meet the course instructor

Firstname Lastname
Position
Amet, aliquam id diam maecenas ultricies mi eget mauris pharetra et ultrices neque ornare aenean euismod elementum nisi, quis eleifend quam adipiscing vitae proin sagittis?

Ready to Start Your Journey?

Get in touch with our admissions team to learn more about the course, scholarships, and how we can help launch your VLSI career.

Connect with us directly

Our admission counselors are available to answer your questions.

Chat on WhatsApp Call Us: +91 86180 18435 Email: info@vivartan.com